Introduction
The continued shrinking of conventional CMOS devices to achieve enhanced performance has revealed limitations. Hybrid orientation technology (HOT) has recently generated a lot of interest in the CMOS device and technology community due to the significant performance boost provided by the use of (100)-oriented Si and (110)-orientated Si for n-and pMOSFETs, respectively [1] [2] . The amorphization/templated recrystallization (ATR) integration scheme which combines direct silicon bond (DSB) substrates technology and solid phase epitaxy (SPE) has been reported by fabricating devices on bulk-Si-like substrate to easily reuse circuit design libraries from the bulk CMOS environment [3] [4] . However, even through a high temperature defect-removal anneal, ATR-induced defects are still existed and may introduce dislocation loops or threads leading to the degradation of gate oxide integrity for nMOSFETs [5] . In this work, we proposed a modified ATR process to improve the Si/SiO 2 interface by using the extra anneal. The ATR'd material quality and Si/SiO 2 interface properties are investigated by the atomic force microscope (AFM) and electrical characteristics simultaneously.
Experiment
A HOT wafer was implemented by integrating DSB and ATR process to fabricated bulk n-and pMOSFETs on (100) and (110) plane, respectively. DSB wafer were fabricated using a hydrophilic bonding process to join (110) and (100) crystal orientation wafers. Subsequently, layer transfer processing leaves a (110) orientation layer on the (100) orientation substrate wafer. The wafer fabrication process is capable of producing a final bond interface that is free of oxygen. To avoid the defects in the recrystallized Si adjacent to shallow trench isolation (STI), all the wafers underwent a straightforward scheme of ATR before STI. As shown in Fig. 1(A) , the original and modified ATR process are utilized for HOT-A and -B wafers, respectively, to investigate the effects of annealing time on the interface quality. Fabrication of bulk CMOS devices is then carried out. For comparison, the CMOS devices were also fabricated on a bulk (100) wafer using the same process flow as HOT-A wafer (i.e., Control wafer). Fig. 1(B) shows the schematic cross-section and X-TEM pictures of n-and pMOSFETs devices on HOT wafer.
Results and Discussion
Fig . 2 shows the AFM pictures of (100) regions for all wafers. The surface roughness of HOT-B wafer is rather smaller than that of Control and HOT-A wafers. This result indicates that ATR-induced threading defects can be further repaired through extra annealing, and not propagate to the wafer's surface. All devices show similar DIBL characteristics, subthreshold swing, and off-current, but a decrease in threshold voltage for nMOSFETs on HOT-B wafer is observed (Fig. 4) , which implies the absence of interface trap (N it ). On the other hands, it can be seen that there is no appreciable discrepancy for pMOSFETs between both HOT wafers even after extended defect-removal annealing time. It means that the modified treatment of defect-removal anneal would not impact on bonding (110) regions. Besides, it is worthy to note that superior I D of both HOT pMOSFETs stems from the higher hole mobility in (110)-oriented Si as compared to the counterparts on Control wafer.
To further evaluate the Si/SiO 2 interface quality, a charge pumping (CP) measurement has been performed. For nMOSFETs, as shown in Fig. 5 (A) , the amount of N it for HOT-B wafer is smaller that that of Control and HOT-A one. This result shows well agreement with electric characteristic, and means that the ATR-induced defects have been effectively repaired and dislocation loops or threads at the recrystallization layer are also suppressed again. Consequently, we can achieve a better Si/SiO 2 interface. On the other hand, pMOSFETs show the comparable interface property between HOT-A and -B wafers, as illustrated in Fig.5 (B) . As compared to the Control wafer, however, the peak value of both HOT wafers is still higher due to the inherent higher density of dangling bonds at the (110) surface [6] , and shift to left (negative bias), which indicates that the positive oxide trapped charge (N ot ) also existed in both HOT devices.
The low-frequency (1/f) noise is another useful tool for characterizing Si/SiO 2 interface in MOSFETs. The insets of Fig. 6 and Fig. 7 display The normalized drain current noise spectral density (S ID /I D 2 ) versus frequency for n-and pMOSFETs, respectively, on HOT-A and -B.wafers. As expected, considerably lower 1/f noise levels were measured from the nMOSFETs on HOT-B wafer as compared to those measured from the devices on HOT-A wafer, while comparable level was observed again from pMOSFETs on both HOT wafers. The trap density (N t ) of 7.90 10 16 cm -3 eV -1 extracted from nMOSFETs fabricated on HOT-B wafer is lower than that of HOT-A (2.46 10 17 cm -3 eV . These results consisted with CP measurement. Furthermore, to determine the physical mechanism of 1/f noise in HOT CMOS, we plotted the normalized power spectral density S ID /I D 2 of drain-current fluctuations and the corresponding transconductance to drain current ratio squared, (g m / I D ) 2 as functions of drain current. As shown in Fig. 6 , it was found that the S ID /I D 2 curves for both HOT nMOSFETs varies with drain current as the (g m / I D ) 2 , except for the strong inversion. Therefore, measured 1/f noise should be related to a unified model, the combination of carrier-number fluctuations and mobility fluctuations [7] . For HOT pMOSFETs, a significant departure of the (g m / I D ) 2 variation in Fig.  7 provides strong evidence to suggest that the mobility fluctuations dominates the 1/f noise in HOT pMOSFETs [8] .
Conclusions
Characterization of the interface properties of HOT devices is investigated. On HOT wafer with extended defect-removal annealing time, nMOSFETs show current improvement and lower interface density, while comparable value in driving current and 1/f noise for pMOSFETs. Furthermore, mobility fluctuation and unified model distinguished to interpret the 1/f noise mechanism for HOT pand nMOSFETs is presented, respectively. 
